

# Wafer-scale laser pantography: Fabrication of $n$ -metal-oxide-semiconductor transistors and small-scale integrated circuits by direct-write laser-induced pyrolytic reactions

Cite as: Appl. Phys. Lett. **43**, 946 (1983); <https://doi.org/10.1063/1.94191>

Submitted: 05 July 1983 • Accepted: 29 August 1983 • Published Online: 04 August 1998

Bruce M. McWilliams, Irving P. Herman, Fred Mitlitsky, et al.



View Online



Export Citation

## ARTICLES YOU MAY BE INTERESTED IN

[Review of selective laser melting: Materials and applications](#)

Applied Physics Reviews **2**, 041101 (2015); <https://doi.org/10.1063/1.4935926>

[Magnetic susceptibility measurements at high pressure using designer diamond anvils](#)

Review of Scientific Instruments **74**, 2467 (2003); <https://doi.org/10.1063/1.1544084>

[Patterning organic-inorganic thin-film transistors using microcontact printed templates](#)

Applied Physics Letters **79**, 3536 (2001); <https://doi.org/10.1063/1.1420576>

Timing is everything.  
Now it's automatic.

A new synchronous source measure system for electrical measurements of materials and devices

**Lake Shore**  
CRYOTRONICS

[Learn more](#)

# Wafer-scale laser pantography: Fabrication of $n$ -metal-oxide-semiconductor transistors and small-scale integrated circuits by direct-write laser-induced pyrolytic reactions<sup>a)</sup>

Bruce M. McWilliams, Irving P. Herman, Fred Mitlitsky, Roderick A. Hyde, and

Lowell L. Wood

Department of Physics, University of California, Lawrence Livermore National Laboratory, Livermore, California 94550

(Received 5 July 1983; accepted for publication 29 August 1983)

A complete set of processes sufficient for manufacture of  $n$ -metal-oxide-semiconductor ( $n$ -MOS) transistors by a laser-induced direct-write process has been demonstrated separately, and integrated to yield functional transistors. Gates and interconnects were fabricated of various combinations of  $n$ -doped and intrinsic polysilicon, tungsten, and tungsten silicide compounds. Both 0.1- $\mu\text{m}$  and 1- $\mu\text{m}$ -thick gate oxides were micromachined with and without etchant gas, and the exposed  $p$ -Si [100] substrate was cleaned and, at times, etched. Diffusion regions were doped by laser-induced pyrolytic decomposition of phosphine followed by laser annealing. Along with the successful manufacture of working  $n$ -MOS transistors and a set of elementary digital logic gates, this letter reports the successful use of several laser-induced surface reactions that have not been reported previously.

PACS numbers: 42.60.Kg, 81.15.Gh, 85.30.Tv, 85.40.Ci

Direct laser writing and processing semiconductor surfaces for electronic applications is becoming recognized as a versatile and powerful technology.<sup>1</sup> Lasers have been utilized to etch,<sup>2,3</sup> dope,<sup>4,5</sup> and deposit<sup>6-9</sup> materials on crystalline silicon substrates interfacing gaseous reactants. Both photolytic (gas phase photodissociation)<sup>8</sup> and pyrolytic (surface heating)<sup>5</sup> techniques have been used to demonstrate the submicrometer spatial resolution obtainable with direct laser writing. This letter reports the first fabrication of transistors using solely direct laser-write techniques ("laser pantography"). These  $n$ -metal-oxide-semiconductor ( $n$ -MOS) transistors and small-scale integrated circuits were made using several new, as well as some previously demonstrated, direct laser writing, pyrolytic methods. The fabrication cycle and preliminary results on early transistor and digital logic devices are reported here.

The experimental apparatus used in these studies is diagrammed in Fig. 1. A cw argon-ion laser (5145 Å) is amplitude modulated (with typically 20 ns–10 ms pulses) by an electro-optic switch positioned between cross-polarized Glan–Thompson prisms. Desired peak powers up to  $\sim 10$  W are obtained by suitably rotating the  $\lambda/2$  plate placed at the laser output and by applying the appropriate switching voltage on the electro-optic modulator. The temporally controlled laser beam is then imaged on the semiconductor substrate by a 6-cm focal length lens followed by a 28 $\times$ , 0.45-N.A. microscope objective. At times, arc lamp light also irradiates the substrate through this objective and projects an image onto a vidicon through an eyepiece, in this expanded microscope arrangement, to support direct viewing of the surface or impinging laser beam. This magnified

laser beam spot is also projected on an  $x$ - $y$  scanning pinhole-photodiode assembly to permit spot size measurement of the focused beam. The typical focused beam spot diameter ( $1/e$  intensity points) in these experiments was 1.9  $\mu\text{m}$ .

The target wafer is mounted in a stainless steel chamber, topped with a sapphire entrance window, which is directly plumbed into the gas handling/vacuum system. This reaction chamber is mounted on a pair of 0.5- $\mu\text{m}$  resolution  $x$ - $y$  stepper motor-driven translation stages, which control the spatial position of the wafer. An LSI-11/23 microcomputer interface provided dynamic control of the incident laser pulse properties (intensity, pulse width, frequency, number of pulses per processing site, number of processing cycles) and also controlled motion of the  $x$ - $y$  translation stage, to permit the programming of direct laser write processes over a wide variety of possible process parameters. The wafer is at ambient temperature during irradiation.

The target substrates were  $p$ -type [100], 3.4–4.6- $\Omega$  cm crystalline silicon with a predeposited, uniform silicon diox-




FIG. 1. Experimental setup for direct laser writing; see text for further details.

<sup>a)</sup> This is the third paper in the series; the previous paper, "Wafer-Scale Laser Pantography: II. Laser-Induced Pyrolytic Creation of MOS Structures," was delivered at the Conference on Lasers and Electro-Optics, Baltimore, Maryland, May, 1983, Lawrence Livermore National Laboratory UCRL-88537 (available NTIS).

ide film on the surface. To date, substrates with either  $1\text{ }\mu\text{m}$  oxide grown by a wet thermal oxidation process or  $900\text{ }\text{\AA}$  oxide grown by a dry thermal oxidation process have been used to fabricate MOS field-effect transistors (MOSFET's). Before installation in the reaction chamber, the wafer is sequentially immersed in boiling solutions of trichloroethane, acetone, methanol, and de-ionized water in a clean room environment. The wafer is then mounted in the reaction chamber, and baked out under high vacuum. The final surface preparation step is *in situ* ozone etching; the ozone is produced by flowing oxygen through the reaction chamber while irradiating with UV radiation from a Hg arc lamp. This is followed by high vacuum bake out of the entire cell. Prior to introducing each new reagent gas for use in the reaction cell, the vessel is flushed several times with helium or nitrogen, and is then passivated with a sample of the new reactant. All reagents were used as supplied by the manufacturer without further purification, except for pumping off possible volatiles at  $77\text{ K}$  as required.

The process developed for MOS transistor fabrication is diagrammed in Fig. 2. A conducting gate structure of dimension typically  $1\text{--}5\text{ }\mu\text{m}$  wide and  $10\text{--}30\text{ }\mu\text{m}$  long is first deposited on the oxide and "wired" to a probing pad. These pads are typically  $30\text{--}40\text{ }\mu\text{m}$  squares that are made by the same process as the gate. Diffusion regions are patterned by removing the oxide in two rectangular regions ( $\sim 30 \times 40\text{ }\mu\text{m}$ ) abutting either side of the gate. This is sometimes followed by etching the exposed silicon. Removing the oxide to make substrate electrical ground is also accomplished in this step. The source and drain are appropriately *n*-type doped with phosphorus, pulse-laser annealed, and then attached to probing pads. Device characteristics are currently measured after the wafer has been removed from the chamber.

Several alternate technologies have been tested for each step outlined above. These are briefly described here.




FIG. 2. Schematic of the steps involved in MOS transistor fabrication by laser pantography, as described in the text. After cleaning the inputted wafer (*p*-type Si with  $\text{SiO}_2$  overlayer), gate structures are formed by depositing polysilicon and tungsten. The diffusion regions are defined by removing the oxide; the locally bare silicon substrate is cleaned and sometimes etched (not shown), and appropriately doped with phosphorus. Metal interconnection lines (and probing pads, as needed) are then deposited. To ensure electrical isolation, in a refined version of this last step currently under development, there are instead several repeated sequences of thick ( $> 1\text{ }\mu\text{m}$ ) field oxide deposition, followed by oxide removal at the desired interconnect sites and deposition of metal interconnects.

For the gate structures and interconnects, doped and undoped polycrystalline silicon, tungsten, and tungsten silicides were examined. The most successful structures were formed by depositing polysilicon using a silane/disilane/phosphine mixture; this was sometimes followed by forming a tungsten overlayer. Typically, rapid deposition of highly localized features was accomplished by first irradiating with relatively high laser powers ( $0.5\text{--}1.0\text{ W}$ ) to seed the surface, and then over-writing the deposits several times at lower laser powers to obtain the desired film thickness.

Silicon deposition was studied using various mixtures of silane,<sup>6,7</sup> disilane, and trisilane at  $100\text{--}800\text{ Torr}$ , sometimes laced with phosphine ( $0.01\text{--}0.5\%$ ). The temperature thresholds for deposition decreased with increasing silane chain length, as predicted by the chemical vapor deposition experiments of Gau *et al.*<sup>10</sup> Disilane surface reactions produced deposits at laser powers as low as  $\sim 0.1\text{ W}$  (focused to  $1.9\text{-}\mu\text{m}$  beam diameter). The rate of deposition was on the order of  $0.5\text{--}5\text{ mm/s}$ , depending on laser power and gas pressure. Using trisilane, silicon features were deposited much faster than with disilane; however, they were much less localized.

Localization of the silicon deposits decreased with increasing laser power and increasing integrated irradiation times. The approximate deposition rate using silane was a factor of  $2\text{--}5$  below that of disilane (at similar pressures), but silane-deposited silicon was usually more localized. Polysilicon linewidths as narrow as  $0.9\text{ }\mu\text{m}$  were deposited onto  $0.1\text{-}\mu\text{m}$ -thick oxide by the silane reaction. Such enhanced localization (linewidths  $\sim 2.5$  times smaller than the effective laser beam diameter) is predicted by theory.<sup>11</sup>

Doped silicon was deposited by adding small levels of phosphine ( $0.01\text{--}0.5\% \text{ PH}_3$ ) to the  $800\text{ Torr}$  silane. The relatively rapid surface deposition of phosphorus on the oxide apparently increased the nucleation barrier over that of undoped silicon, consistent with the observation of Everstyn and Put.<sup>12</sup> Lines with resistivities of  $\sim 10^{-2}\text{--}10^{-3}\text{ }\Omega\text{ cm}$  were deposited in this fashion.

Tungsten lines were deposited on both silicon and silica by the laser-induced pyrolytic hydrogen reduction of tungsten hexafluoride.<sup>9</sup> Experiments were performed with a  $3\text{:}1\text{--}4\text{:}1$  ratio of hydrogen: tungsten hexafluoride, with the pres-




FIG. 3. dc I-V characteristics of a laser-fabricated *n*-MOSFET with  $1\text{-}\mu\text{m}$ -thick gate oxide, with drain-source current plotted vs drain-source voltage for a sequence of gate-source biasing voltages.




FIG. 4. Two-input NOR gate, fabricated with two parallel MOSFET's whose gates are the *A* and *B* inputs, whose sources are tied to ground and whose drains are tied together to a pull-up FET at the NOR output point.

sure totalling 800 Torr. This reaction proceeded at laser beam powers as low as  $\sim 0.1$  W. When tungsten deposition was initiated with higher laser beam powers (0.6–0.8 W), using 1–10- $\mu$ s pulses, the deposited material appeared shiny and metallic.

Silicon dioxide etching by local laser heating was examined in vacuum,  $H_2$  and  $H_2$ -buffered HCl. Sufficiently rapid and localized oxide removal occurred by locally heating the oxide (by silicon substrate absorption followed by heat transfer to the surface) in vacuum, with an etch rate of  $\sim 40$   $\mu$ m/s for  $\sim 3.5$  W incident laser power. No damage to the surrounding oxide was observed by optical means. The oxide removal mechanism may involve the known decomposition of  $SiO_2$  on Si at temperatures above 900 °C to form the volatile SiO.<sup>13</sup> With use of 180 Torr HCl/540 Torr  $H_2$  over the substrate, the etch rate was increased to  $\sim 100$   $\mu$ m/s with only 0.6 W incident beam power. After oxide removal, the exposed silicon substrate was either cleaned by laser heating (desorption) in vacuum or etched by pyrolytic reactions with  $H_2$ -buffered HCl.<sup>2</sup>

The source and drain regions of MOSFET's were doped by first either depositing a phosphorus surface layer (0.5 Torr  $PH_3$ /800 Torr He) or by laying down a thin layer of doped polysilicon (by surface pyrolyzing a  $PH_3/SiH_4$  gas

mixture). Afterwards, the dopants were driven in by annealing with 1–10- $\mu$ s duration pulses of 1–2-W power. These intensity levels were sufficient to cause transient local melting, and changes in the color of the source and drain regions were observed which were attributed to recrystallization of previously amorphous silicon.

MOSFET devices were made with both 1- $\mu$ m and 0.09- $\mu$ m-thick gate oxides. The dc I–V properties of a 1- $\mu$ m-thick gate oxide transistor are shown in Fig. 3. The  $\sim 30$  V gate threshold is that predicted by theory for this thick gate oxide field-effect transistor. Gate thresholds for MOSFET's with 0.09- $\mu$ m gate oxide thickness were in the 3–5-V range. The leakage current levels in these early devices significantly affected device performance at higher source-drain voltages.

Small sets of these MOSFET's have been interconnected to realize NOT, NOR, and NAND gates, the latter with two inputs each. One of these is shown in Fig. 4.

Studies are continuing to better characterize and control the different process steps for ultralarge scale integrated (ULSI) circuit prototyping via the mask-free, resist-free, direct laser writing approach described here. This technology allows complete fabrication, testing, and repair of ULSI circuits in a single environment. The system of Fig. 1 is presently being upgraded to support creation of ULSI circuits by extremely rapid ( $\sim 10^3$ /s) fabrication, interconnection, and testing of *n*-MOS transistors with submicron minimum feature sizes.

The authors wish to thank H. W. Chin and A. H. Weisberg for valuable discussions, and L. R. Mendonca, A. E. Ormsby, and D. E. Duerre for expert technical assistance. This work was performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under contract number W-7405-ENG-48.

<sup>1</sup>R. M. Osgood, Jr., *Ann. Rev. Phys. Chem.* **34** (in press).

<sup>2</sup>D. J. Ehrlich, R. M. Osgood, Jr., and T. F. Deutsch, *Appl. Phys. Lett.* **38**, 1018 (1981).

<sup>3</sup>F. A. Houle and T. J. Chuang, *J. Vac. Sci. Technol.* **20**, 790 (1982).

<sup>4</sup>T. F. Deutsch, D. J. Ehrlich, D. D. Rathman, D. J. Silversmith, and R. M. Osgood, Jr., *Appl. Phys. Lett.* **39**, 825 (1981).

<sup>5</sup>D. J. Ehrlich and J. Y. Tsao, *Appl. Phys. Lett.* **41**, 297 (1982).

<sup>6</sup>D. J. Ehrlich, R. M. Osgood, Jr., and T. F. Deutsch, *Appl. Phys. Lett.* **39**, 957 (1981).

<sup>7</sup>D. Bauerle, P. Irsigler, G. Leyendecker, H. Noll, and D. Wagner, *Appl. Phys. Lett.* **40**, 819 (1982).

<sup>8</sup>D. J. Ehrlich, R. M. Osgood, Jr., and T. F. Deutsch, *J. Vac. Sci. Technol.* **21**, 23 (1982).

<sup>9</sup>S. D. Allen and A. B. Tringubo, *J. Appl. Phys.* **54**, 1641 (1983).

<sup>10</sup>S. C. Gau, B. R. Weinberger, M. Akhtar, Z. Kiss, and A. G. MacDiarmid, *Appl. Phys. Lett.* **39**, 436 (1981).

<sup>11</sup>I. P. Herman, R. A. Hyde, B. M. McWilliams, A. H. Weisberg, and L. L. Wood, *Materials Research Society Symposia Proceedings* (November 1982), **17**, *Laser Diagnostics and Photochemical Processing for Semiconductor Devices*, edited by R. M. Osgood, Jr., S. R. J. Brueck, and H. R. Schlossberg (Elsevier, New York, 1983), p.9.

<sup>12</sup>F. C. Eversteyn and B. H. Put, *J. Electrochem. Soc.* **120**, 106 (1973).

<sup>13</sup>J. C. Bean, in *Impurity Doping Processes in Silicon*, edited by F. F. Y. Wang (North-Holland, New York, 1981), p.189.